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The use of high-k gate oxide on Si substrates with alternative orientations is expected to contribute for the fabrication of high
mobility devices. In this paper, the interfacial and electrical properties of the plasma enhanced atomic layer deposition PE–ALD
HfO2 and HfOxNy gate oxides on Si substrates with three different crystal orientations, 001, 011, and 111, were comparatively
studied. While PE–ALD HfO2 films were prepared using oxygen plasma as a reactant, PE-ALD HfOxNy films were prepared by
in situ nitridation using oxygen/nitrogen mixture plasma. For all crystal orientations, in situ nitridation using oxygen/nitrogen
mixture plasma improved electrical properties producing lower leakage currents and smaller equivalent oxide thickness values.
Both HfO2 and HfOxNy films have shown the lowest leakage current and interface state density on Si001, whereas the poorest
electrical properties were obtained on Si111. The results are discussed based on the experimental results obtained from various
analytical techniques, including I-V, C-V, conductance methods, and X-ray photoelectron spectroscopy.
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0013-4651/2008/1554/H267/5/$23.00 © The Electrochemical SocietyFor the fabrication of high-speed devices, various mobility en-
hancement techniques are attracting great interests. One of the
promising ways to achieve high mobility is the use of Si substrates
with high index orientation, which results in increased carrier mo-
bility compared to the Si001 substrate. For example, hybrid orien-
tation technology has been proposed to produce high-mobility
complementary metal-oxide-semiconductor CMOS devices.1 For
the full implementation of this technology as well as the nonplanar
devices such as surround gate transistors, the interface between gate
oxide and substrates with various orientations should be well under-
stood. Generally, it has been reported that the interface defect den-
sities are higher for high index Si substrates, mainly due to the larger
number of dangling bonds.2 Also, the interface trap density of
Si–SiO2 is critically dependent on the surface orientations.3,4 How-
ever, the interface properties of high-k oxides on Si substrates with
various orientation have rarely been studied. Only recently, the mo-
bility enhancement effects of p-FETs with HfO2 gate oxides on high
index orientation Si substrates were reported to be similar to those
with thermal oxides.5-7
Meanwhile, as the physical thickness of high-k gate oxides re-
duces, a number of fundamental problems arise, such as the increase
of leakage current, the degradation of dielectric reliability and chan-
nel mobility, and low thermal stability of high-k thin films.8 The
incorporation of nitrogen into high-k gate oxides has been consid-
ered as a promising way to alleviate these concerns. The incorpo-
rated nitrogen atoms reduce the leakage currents by passivating oxy-
gen vacancy states and enhancing structural stability. Recently, we
reported that in situ nitridation during plasma enhanced atomic layer
deposition PE–ALD using nitrogen containing reactant oxygen/
nitrogen mixture plasma produces HfOxNy films with significantly
improved electrical properties.9 In this paper, we have compara-
tively studied the interfacial and electrical properties of PE–ALD
HfO2 and HfOxNy thin films on Si substrates with three different
orientations, Si001, Si011, and Si111 substrates. Especially,
we studied the effects of substrate orientation on the leakage current
and reliability of high-k gate oxide, which has rarely been reported
in spite of its importance for future microelectronic industry. The
nitrogen incorporation and binding structure were studied using
X-ray photoelectron spectroscopy XPS. The interfacial and electri-
cal properties of PE–ALD HfO2 and HfOxNy were studied using
various electrical measurement techniques including capacitance-
voltage C-V, current-voltage I-V, and voltage stress test.
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A homemade remote PE–ALD system was used in this study.
Tetrakisdimethylaminohafnium TDMAH was used as a Hf pre-
cursor. The TDMAH was contained in a bubbler, and its temperature
was kept at room temperature. The flows of reactant gases oxygen
and nitrogen and purging gas Ar were controlled by mass flow
controller MFC. The oxygen and nitrogen gases were flown into an
rf plasma source, which consists of a quartz tube wrapped with a
multiple-turn coil set at 13.56 MHz providing a power level of up to
600 W. For the current experiments, the flow of the oxygen, con-
trolled by MFC, was 20 sccm, and the plasma power was 300 W.
The chamber was purged by 75 sccm Ar gas between precursor and
reactant exposure step. Typical HfO2 or HfOxNy ALD sequence was
composed of TDMAH exposure time of 1.5 s, plasma reaction time
of 3 s, and purging time of 5 s between those. For in situ nitridation,
the N/O flow ratio was fixed at 2. The growth temperature was
250°C and the growth rates 1.3 Å/cycle were determined by el-
lipsometry. The stoichiometry, impurity contents, and chemical
binding structures were analyzed by XPS Escalab 220IXL.
The films were grown on Si001, Si011, and Si111 sub-
strates at the same growth conditions. The total number of deposi-
tion cycles were 30, resulting in 4 nm thick films. For electrical
measurements, the films were deposited on p-type boron doped,
5  1014 cm−3 Si substrates, which were cleaned at 70°C for
10 min in RCA solution 1:1:5v/v/v NH4OH/H2O2/H2O follow-
ing dipping in buffered oxide enchant solution for 30 s to remove
native oxide. Next, to reduce the trap charges, postdeposition an-
nealing was carried out at 400°C for 10 min in an oxygen environ-
ment. For the fabrication of MOS capacitors, Pt was used as a gate
electrode, which was deposited by dc magnetron sputtering in
5 mTorr Ar with 18 W dc power through patterned shadow mask.
After Pt electrode deposition, forming gas annealing was carried out
at 400°C for 30 min in H2 5%–N2 95%. Au film deposited by ther-
mal evaporation was used as a back contact. C-V and I-V character-
istics were determined by using a Keithley 4200 semiconductor pa-
rameter analyzer with an HP4284 LCR meter. The voltage applied to
capacitors were swept from inversion +2.5 V to accumulation
−2.5 V and back to check the amount of C-V hysteresis. The
midgap interface state density Dit was determined by a conduc-
tance method carried out at various frequencies from 1 kHz to
1 MHz. To determine the dielectric reliability, the flatband voltage
shifts were measured after constant voltage stress −3 V for 1, 3 5,
and 10 min.
Results
Figure 1 shows N 1s and Si 2p XPS spectra of as-deposited PE–
ALD HfO using oxygen plasma and oxygen/nitrogen mixture2
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detection limit for PE–ALD HfO2 with oxygen plasma, clear nitro-
gen peak related features N–Si at 398.0 eV and N–O at 401.5 eV
are seen for the film deposited using nitrogen/oxygen plasma Fig.
1a. The nitrogen content in the film deposited using nitrogen/
oxygen plasma was determined to be 4.5 atom % based on the
nitrogen/oxygen peak intensity ratio.10
Thus, nitrogen is easily incorporated during the PE–ALD HfO2
by nitrogen addition to oxygen plasma, producing a PE–ALD
HfOxNy film. The modulation of nitrogen concentrations was fea-
sible by changing the N/O flow ratio. The Si 2p spectrum is com-
posed of two peaks, one peak due to Si–Si bonding at 99.3 eV and
the other peak at 103.0 eV Fig. 1b. While the peak at 103.3 eV
for PE–ALD HfO2 is due to Si–O bonds, a new peak due to the
Si–N bonding is found by deconvolution at 102.4 eV for PE–ALD
HfOxNy. The Si–O bonding for PE–ALD HfO2 is attributed to the
interlayer formed during initial deposition of HfO2. Meanwhile, the
existence of Si–N bonds coexisting with Si–O indicates that the
interlayer of PE–ALD HfOxNy /Si is composed of oxynitride formed
by oxygen and nitrogen mixture plasma. Even with these differ-
ences, the growth rates of PE–ALD HfO2 and HfOxNy were almost
the same as the 1.3 Å/cycle. Also, x-ray diffraction analysis has
shown that all as-deposited PE–ALD HfO2 and HfOxNy films are
amorphous at low growth temperature used in this study 250°C on
Si001, Si011, and Si111.
Figure 1. a N 1s and b Si 2p XPS spectra of as-deposited HfO2 and
HfOxNy. address. Redistribution subject to ECS terms119.202.87.83aded on 2015-06-02 to IP Figure 2a shows the C-V curves of MOS capacitors, Pt/PE–ALD
HfO2/Si, made on Si substrates with three different orientations. For
all three samples, the VFB values were almost the same 0.08 V, but
the hysteresis values were slightly different. From the hysteresis, the





where VFB is the hysteresis width, Cacc is the accumulation capaci-
tance, q is the electron charge 1.60218  10−19 C, and A is the
electrode area. The measured trapped oxide charges were 1.12
 1012 cm−2 for Si001, 1.80  1012 cm−2 for Si111, and 1.40
 1012 cm−2 for Si011. The equivalent oxide thickness EOT val-
ues were obtained from the capacitance values at an accumulation
condition. To overcome the measurement problems associated with
series resistance and leakage currents, the EOT values were ex-
tracted using a resistance correction procedure.12 For this, the ca-
pacitances were measured at two different measurement frequencies
10 and 100 kHz and the actual frequency-independent capaci-
tances were obtained using
C =
f12C11 + D12 − f22C21 + D22
f12 − f22
2
where Di is a dissipation defined by Gi/Ci measured at frequency
f i. Gi is a conductance at frequency f i and  is angular velocity
=2f . To determine interface state density D , the conductance
Figure 2. a Capacitance-voltage and b current-voltage curves of MOS
capacitors with HfO2 as a gate insulator.i it
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where fDs is the universal function of standard deviation of band
banding s. The EOT values of these three samples were almost the
same Si001:1.20 nm, Si111:1.15 nm, Si011:1.18 nm. The
relative independence of EOT values of HfO2 on surface orientation
agrees with a previous report on Si001 and Si111.7 However,
the interface state density Dit of HfO2 on Si111 5
 1011 cm−2 eV−1 was 3.5 times higher than that on Si001 and
2 times higher than that on Si011 substrates. This result is analo-
gous to the results for thermal SiO2 on Si substrates with different
orientations.3,4 In a previous study, it was shown that Dit is strongly
correlated with excess Si ions at the interface, which is an inherent
property of Si–SiO2 interface depending on Si orientations, and not
related to contaminants or oxide thickness.14 The I-V curves in Fig.
2b show that the leakage currents of PE–ALD HfO2 on Si001 at
−1 MV/cm is 1.0  10−6 A/cm2, which is 2 times lower than
that on Si011 and 3.5 times lower than that on Si111.
The Poole–Frenkel PF hopping current is given by15
JPF  AE exp	− qt − 
qE/ikBT  4
where t is the energy level of a trap with respect to the conduction
band of the insulator, E is the effective electric field across the
insulator, and i is the high-frequency dielectric constant. Also, A
= q3/8hm
ox
* B, where h is Planck’s constant, B is the barrier
height at the interface of the injecting electrode and the oxide film,
and m
ox
* is the ratio of the effective mass of the electron in the oxide
to that in vacuum. Figure 3 shows that the lnJ/E vs E1/2 has a
linear relation indicating that the leakage mechanism of the current
MOS capacitors made with PE–ALD HfO2 is dominated by PF hop-
ping conduction for about 0.5 V to −3.3 V of applied voltages.
Figure 4a shows C-V curves of Pt/PE–ALD HfOxNy /Si with dif-
ferent orientations. The addition of nitrogen significantly alters the
characteristics. First, the EOT values of all three samples are re-
duced to 0.95 to 1.00 nm. The reduction of EOT by nitrogen
incorporation is a general observation, which agrees with a previous
report showing that 5% N incorporation in HfO2 films increases the
dielectric constant by 17%.16 Dit of HfOxNy was the lowest on
Si001 2.0  1011 cm−2 eV−1, which is three times lower than
that on Si111. The hysteresis values of these films are significantly
increased compared to those of HfO by 0.17 V. From the hyster-
Figure 3. The InJ/E vs E1/2 for the MOS capacitors shown. The straight
line indicates conduction occurs through the PF mechanism.2
 address. Redistribution subject to ECS terms119.202.87.83aded on 2015-06-02 to IP esis, the trapped oxide charges were calculated using Eq. 1; 3.40
 1012 cm−2 for Si001, 4.25  1012 cm−2 for Si111, and 3.90
 1012 cm−2 for Si011. The I-V characteristics are shown in Fig.
4b. The leakage current density at −1 MV/cm of PE–ALD HfOxNy
on Si001 is ten times lower than that of HfO2 and six times lower
than that of HfOxNy on Si111. The key electrical properties de-
scribed thus far are summarized in Table I.
To determine the dielectric reliability of PE–ALD HfO2 and
HfOxNy on various substrates, the constant voltage stress CVS
measurements were carried out. Because charge trapping by electri-
cal stress can induce oxide degradation,17 C-V measurement after
constant voltage stress is a useful tool to determine the reliability of
gate oxide. The gate injection negative bias applied in gate, which
Figure 4. a Capacitance-voltage and b current-voltage curves of MOS
capacitors with HfOxNy as a gate insulator.











HfO2 Si001 1.20 1.1  1011 1.12  1012 1.0  10−6
Si111 1.15 5.0  1011 1.80  1012 3.5  10−6
Si011 1.18 2.5  1011 1.40  1012 2.5  10−6
HfOxNy Si001 1.00 2.0  1011 3.40  1012 1.0  10−7
Si111 0.95 5.8  1011 4.25  1012 5.7  10−7
Si011 0.95 4.3  1011 3.90  1012 2.3  10−7) unless CC License in place (see abstract).  ecsdl.org/site/terms_use of use (see 
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especially important for determining the reliability of ultrathin
films.18 Thus, negative voltage −3 V was applied for our measure-
ments. After negative voltage stress, the C-V curves were shifted to
negative direction due to the generation of positive trap charges. The
observed VFB shift VFB can be converted to trapped positive





Figures 5a and b show the Np as a function of stress time for
PE–ALD HfO2 and HfOxNy on Si substrates with various orienta-
tions, respectively. The results show that the Np values are
Si001  Si011  Si111 for both PE–ALD HfO2 and HfOxNy.
It should also be noted that the Np enhancement by a stress time of
PE–ALD HfOxNy, represented by the slope of plots, is smaller than
that of HfO2, indicating the better reliability of HfOxNy than HfO2,
irrespective of Si substrate orientations. For example, Np of
HfOxNy on Si001 after 10 min stress is 0.8  1013 cm−2, which is
smaller than that of HfO2 1.0  1013 cm−2. This means that incor-
porated N in dielectric layer can reduce charge trap generation lead-
ing to enhancement in the dielectric reliability. Both figures show
Np vs CVS time curves are well fitted by a logarithmic relation.
This implies that the VFB shift VFB is well explained by charge
trapping kinetics during electrical stresses.19
Figure 5. Trapped positive charge density Np data of a HfO2 and b
HfOxNy after current voltage stress −3 V at room temperature. address. Redistribution subject to ECS terms119.202.87.83aded on 2015-06-02 to IP Discussions
The experimental results show that the in situ nitridation pro-
duces better performance in terms of EOT, leakage currents, and
reliability, irrespective of substrate orientations. For both PE–ALD
HfO2 and HfOxNy, however, the high index substrates, Si111 or
Si011, has larger interface density and higher leakage currents
than Si001. The larger interface state of high index plane is prob-
ably due to a large number of interface dangling bonds. Meanwhile,
the origin of larger leakage for high index substrate is not obvious.
Since our C-V measurements indicate that the capacitance values are
almost the same for each substrate, there should be no big difference
in total or interlayer thickness. In fact, the growth rates of HfO2 or
HfOxNy were independent of substrate orientations when we mea-
sured them by ellipsometry for relatively thick oxides. Also, it was
reported that the interlayer thickness of ALD HfO2 is independent of
substrate orientations.20 Thus, we can rule out the effects of thick-
ness.
The next possibility is the differences in band offset between
HfO2 and Si substrates, depending on the substrate orientations. Al-
though the band offset is not the same as barrier height, which
directly determines the tunneling currents, it is strongly correlated
with barrier heights. Therefore, low valence band offset corresponds
to low barrier heights, and the possibility of different hole conduc-
tion caused by barrier height change with Si orientations can be
considered. In previous studies on the interfaces between SiO2 and
Si, the valence band offset of Si001 is 0.19 eV larger than Si111
and 0.09 eV larger than Si011.21,22 But this small difference in
valence band offset cannot be the main reason for the observed
leakage current difference because the valence band offsets
3.40 eV are generally higher than conduction band offset
2.40 eV for HfO2 on Si.23 Because of the larger valence band
offset than conduction band offset, the electron conduction from the
gate was calculated to be about six orders of magnitude higher than
the hole conduction from the substrate.
Thus, we propose that the large leakage currents for high index
plane are due to the large trap densities, as observed for C-V mea-
surements Fig. 2 and 4. Previously, the leakage currents caused by
interface states have rarely been studied. In a previous study, the
interface state-assisted tunneling is proposed to be dominated only
at a very low voltage region because the interface states are gener-
ally located two-dimensionally at oxide–Si interface.24 Recently, the
measurements using depth profiling charge pumping methods have
shown that the “near interface traps” border traps exist throughout
the interface layer.25,26 The density of these near interface traps in-
creases with the distance from the interface up to 1 nm and de-
creases at larger distances. We propose that the flow of electrons
becomes more feasible through trap-assisted tunneling by these near
interface traps. Because the number of these traps is higher for high-
index substrates, the leakage becomes larger than Si001. Thus, the
current results indicate that the role of interface state or near inter-
face trap at the interfacial layer, which is dependent on the substrate
orientations, is important for electrical properties such as leakage
current and reliability.
Conclusion
In this study, we compared the electrical and interfacial proper-
ties of PE–ALD HfO2 and HfOxNy on Si substrates with various
orientations. The in situ nitridation improved the electrical proper-
ties, including leakage current and dielectric reliability for both
HfO2 and HfOxNy. And the defect density, including interface state
and trapped oxide charges, are Si001  Si011  Si111 in
HfO2 and HfOxNy. These defect densities affect the dielectric reli-
ability and leakage currents. On the basis of these results, the large
leakage currents for high-k gate oxide on high-index plane were
attributed to the trap-assisted tunneling mechanism, which is deter-
mined by the number of near interface traps.) unless CC License in place (see abstract).  ecsdl.org/site/terms_use of use (see 
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